How to Install and Uninstall yosys-dev Package on Ubuntu 24.04 LTS (Noble Numbat)
Last updated: November 07,2024
1. Install "yosys-dev" package
Please follow the step by step instructions below to install yosys-dev on Ubuntu 24.04 LTS (Noble Numbat)
$
sudo apt update
Copied
$
sudo apt install
yosys-dev
Copied
2. Uninstall "yosys-dev" package
Here is a brief guide to show you how to uninstall yosys-dev on Ubuntu 24.04 LTS (Noble Numbat):
$
sudo apt remove
yosys-dev
Copied
$
sudo apt autoclean && sudo apt autoremove
Copied
3. Information about the yosys-dev package on Ubuntu 24.04 LTS (Noble Numbat)
Package: yosys-dev
Architecture: amd64
Version: 0.23-6
Priority: optional
Section: universe/electronics
Source: yosys
Origin: Ubuntu
Maintainer: Ubuntu Developers
Original-Maintainer: Debian Science Maintainers
Bugs: https://bugs.launchpad.net/ubuntu/+filebug
Installed-Size: 460
Depends: tcl-dev, libffi-dev, libreadline-dev
Filename: pool/universe/y/yosys/yosys-dev_0.23-6_amd64.deb
Size: 82316
MD5sum: cafd7de7278921dff2da9ddd7064afa9
SHA1: 5d5208d2a29aa238e7f9586e6ecdff695fc53c84
SHA256: 1c3cb1e0cef35e2c022ac8d64878acf6861894c16df1a32f62a14c33c6150192
SHA512: ae5e2d2e5f4d52673819823059a4bc4039ec172ef81bc37c276f2c5cae57acd75ca5fb13158889cfe0b78a5d3bc2dfc4bc15c8bf489b64e5549568665faa37f2
Homepage: https://github.com/YosysHQ/yosys
Description: Framework for Verilog RTL synthesis (development files)
Description-md5: 1046b72bf5b8ccf517ca1661cff5d331
Architecture: amd64
Version: 0.23-6
Priority: optional
Section: universe/electronics
Source: yosys
Origin: Ubuntu
Maintainer: Ubuntu Developers
Original-Maintainer: Debian Science Maintainers
Bugs: https://bugs.launchpad.net/ubuntu/+filebug
Installed-Size: 460
Depends: tcl-dev, libffi-dev, libreadline-dev
Filename: pool/universe/y/yosys/yosys-dev_0.23-6_amd64.deb
Size: 82316
MD5sum: cafd7de7278921dff2da9ddd7064afa9
SHA1: 5d5208d2a29aa238e7f9586e6ecdff695fc53c84
SHA256: 1c3cb1e0cef35e2c022ac8d64878acf6861894c16df1a32f62a14c33c6150192
SHA512: ae5e2d2e5f4d52673819823059a4bc4039ec172ef81bc37c276f2c5cae57acd75ca5fb13158889cfe0b78a5d3bc2dfc4bc15c8bf489b64e5549568665faa37f2
Homepage: https://github.com/YosysHQ/yosys
Description: Framework for Verilog RTL synthesis (development files)
Description-md5: 1046b72bf5b8ccf517ca1661cff5d331