How to Install and Uninstall covered Package on Ubuntu 21.10 (Impish Indri)

Last updated: November 07,2024

1. Install "covered" package

Please follow the instructions below to install covered on Ubuntu 21.10 (Impish Indri)


    
        
            $
        

        
            
                sudo apt update
            
                    
    
    Copied


    
        
            $
        

        
            
                sudo apt install
            
                        
                covered
            
                    
    
    Copied

2. Uninstall "covered" package

Please follow the guidelines below to uninstall covered on Ubuntu 21.10 (Impish Indri):


    
        
            $
        

        
            
                sudo apt remove
            
                        
                covered
            
                    
    
    Copied


    
        
            $
        

        
            
                sudo apt autoclean && sudo apt autoremove
            
                    
    
    Copied

3. Information about the covered package on Ubuntu 21.10 (Impish Indri)

Package: covered
Architecture: amd64
Version: 0.7.10-3.1
Priority: optional
Section: universe/electronics
Origin: Ubuntu
Maintainer: Ubuntu Developers
Original-Maintainer: Debian Electronics Team
Bugs: https://bugs.launchpad.net/ubuntu/+filebug
Installed-Size: 2419
Depends: libc6 (>= 2.14), libtcl8.6 (>= 8.6.0), libtk8.6 (>= 8.6.0), zlib1g (>= 1:1.1.4), tklib
Recommends: iverilog | verilog | gplcver (>= 2.12a-1.1)
Filename: pool/universe/c/covered/covered_0.7.10-3.1_amd64.deb
Size: 546088
MD5sum: d8bcde39a907b42d6ee14966d9b99efe
SHA1: da85c155181590c1431391a80bc3cd84e6195920
SHA256: 9c07b482ca015fb960cadbb505333d6eca58ae887230b79528234c708d4575d4
SHA512: ec03ab3dc6c1928f358b3aa9ad2ffb8aff7011fb052279d463c6b1ef70f186ef93bfc941ef5076fc7c8f7490f8679f736cc744040ef7d5c55dd41b279abd7d48
Homepage: http://covered.sourceforge.net/
Description-en: Verilog code coverage analysis tool
Covered is a Verilog code coverage utility that reads in a Verilog design and
a generated VCD/LXT dumpfile from that design and generates a coverage file
that can be merged with other coverage files or used to create a coverage
report. Covered also contains the GUI coverage report utility that reads in a
coverage file to allow interactive coverage discovery. Areas of coverage
measured by Covered are: line, toggle, memory, combinational logic, FSM
state/state-transition and assertion coverage.
Description-md5: 86b156bb1e738b3df7a11df6bbe5429e